






	Sequential Circuit	SBJERG
	Depend upon current input values as well as past sequence applied .	
	A circuit with n binary state variables can have 2 ⁿ possible states.	
	Always Finite	
	• Never Infinite	
	Dr. D. M. Akbar Hussain	
DE3 Course	Department of Electronic Systems	11


















Inst	Instruction Pipeline										
	Instr. No.		I	Pipe	line :	Stag	е				
	1	IF	ID	EX	MEM	WB					
	2		IF	ID	EX	мем	WB				
	3			IF	ID	ΕX	мем	WB			
	4				IF	ID	ΕX	мем			
	5					IF	ID	ΕX			
	Clock Cycle	1	2	3	4	5	6	7			
272.0		D	r. D. M.	Akbar	Hussai	a					
DE3 Course		Depart	ment o	f Electi	onic Sy	stems			1	18	


Va	rious Instructi	ion Pipelines	ESBJERG
	Micro-Architecture	Pipeline Stages	
	Intel P5 (Pentium)	5	
	Intel P6 (Pentium Pro)	14	
	Intel P6 (Pentium III)	10	
	IBM PowerPC 7	17	
	IBM Xenon	19	
	AMD Athlon	10	
	AMD Athlon XP	П	
	AMD Athlon64	12	
	AMD Phenom	12	
	AMD Opteron	15	
	Dr. D. M. Al	kbar Hussain	
DE3 Course	Department of E	lectronic Systems	19













































Po	ssil	ole S	state	Ass	ignm	ents essuero
			Assi	gnment		
	State Name	Simplest Q1–Q3	Decomposed Q1–Q3	One-Hot Q1–Q5	Almost One-Hot Q1–Q4	•
	INIT	000	000	00001	0000	
	AO	001	100	00010	0001	
	A1	010	101	00100	0010	
	OK0	011	110	01000	0100	
	OK1	100	111	10000	1000	
DE3 Course			Dr. D. M. I Department of	ikbar Huss Electropic		35









State	ESBJERG							
			A	в				
	Q1 Q2 Q3	00	01	11	10	z		
	000	100	100	101	101	0		
	100	110	110	101	101	0		
	101	100	100	111	111	0		
	110	110	110	111	101	1		
	111	100	110	111	111	1		
			D1	D2 D3		_		
	Excitatio						ble	
	D	r. D. 1	M. Al	ar	Huss	ain		
E3 Course	Depart	ment	ofE	lectr	onic	Syst	ms	39



Contract of the second	-							ESB1ER(
	n a clocked synchronous s							
	e output should be 1 if the ple of 4 and 0 otherwise.	numt	oer of	t inp	uts o)n X	and	Y since reset is a
mana	pie of 4 and 0 other wise.							
				Х	Y			
	Meaning	s	00	X 01	11	10	z	
	Meaning Got zero 1s (modulo 4)	s	00 S0			10 S1	Z	
				01	11 S2		_	
	Got zero 1s (modulo 4)	S0	S0	01 S1 S2	11 S2 S3	S1	1	
	Got zero 1s (modulo 4) Got one 1 (modulo 4)	S0 S1	S0 S1	01 S1 S2	11 S2 S3	S1 S2	1 0	
	Got zero 1s (modulo 4) Got one 1 (modulo 4) Got two 1s (modulo 4)	S0 S1 S2	S0 S1 S2	01 S1 S2 S3	11 S2 S3 S0	S1 S2 S3	1 0 0	





	& Outpu bination-					ESBJERG
				x		
	Meaning	s	0	1		
	Got zip	А	B, 01	A, 00		
	Got 0	В	B, 00	C, 01		
	Got 01	С	B, 00	D, 01		
	Got 011	D	E , 01	A, 00		
	Got 0110	Е	B, 00	F, 01		
	Got 01101	F	B , 00	G, 01		
	Got 011011	G	E, 00	H, 01		
	Got 0110111	н	B, 11	A, 00		
			S*, UN	LK HINT		
	Dr. D	. M.	Akbar H	ussain		
DE3 Course	Departme	nt of	Electro	nic Syster	ns	44

	ition/Ex ination-				CTRONG UNIVERAL
			ĸ		
	Q1 Q2 Q3	0	1		
	000	001, 01	000, 00		
	001	001,00	010, 01		
	010	001, 00	011, 01		
	011	100, 01	000, 00		
	100	001,00	101, 01		
	101	001, 00	110, 01		
	110	100, 00	111, 01		
	111	001, 11	000, 00		
		Q1* Q2* Q3*	, UNLK HINT		
	Dr. I). M. Akba	r Hussain		
DE3 Course	Departme	ent of Elect	ronic System	15	45

