






1
























	Ready to						ESBJERG
		Stat	e Assi	ignmo	ent		
		State	Q2	Q1	Q0		
		IDLE	0	0	0		
		L1	0	0	1		
		L2	0	1	1		
		L3	0/	1	0		
		R1	$\overline{1}$	0	1		
		R2	1	1	1		
		R3	1	1	0		
		LR3	$\left  \right $	0	0		
	As we have 8 states, so we are 8! To be exact. However is counted in grey code see Grey code allow us to excitation logic.	ver, we can quence and have minin	use the a Q2 is use mum stat	bove tabl d to distir	e to count nguish bety le change	all possible cor ween left and rig	nbinations. It ght turn.
DE3 Course	n	Departm	ient of Ele	ectronic S	ystems		11


		a	ns	51	tion I	ji:	st			EggJERO
		Nam	ned St	ator.	For Reference					(u)
		Ivan	icu si	ates.	r or Reference					may may your
		Cod	ed Sta	tes: 1	Excitation Equations					
	1			\	<b>\</b>					I LEFT HALF HERET HALF
	s	Q2	Q1	Q0	Transition Expression	s *	Q2*	Q1*	Q0 *	(197 + RGHT + H42) (CLE) = H42 + LEFT - RGHT (LRD)
	IDLE	0	0	0	(LEFT+RIGHT+HAZ)'	IDLE	0	0	0	74
	IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1	(N) MORT HAT LEFT (N)
	IDLE	0	0	0	HAZ +LEFT · RIGHT	LR3	1	0	0	$\mathcal{Q}$
	IDLE	0	0	0	RIGHT· HAZ' · LEFT'	R1	1	0	1	HAZ HAZ MAZ
	L1	0	0	1	HAZ	L2	0	1	1	(*2)
	L1	0	0	1	HAZ	LR3	1	0	0	
	L2	0	1	1	HAZ'	L3	0	1	0	
	L2	0	1	1	HAZ	LR3	1	0	0	
	L3	0	1	0	1	IDLE	0	0	0	State 02 01 00
	R1	1	0	1	HAZ'	R2	1	1	1	IDLE 0 0 0 L1 0 0 1
	R1	1	0	1	HAZ	LR3	1	0	0	L2 0 1 1
	R2	1	1	1	HAZ'	R3	1	1	0	L3 0 1 0
	R2	1	1	1	HAZ	LR3	1	0	0	R1 1 0 1
	R3	1	1	0	1	IDLE	0	0	0	R2 1 1 1 R3 1 1 0
	LR3	1	0	0	1	IDLE	0	0	0	LR3 1 0 0
					Dr.	D. M.	Akba	ar Hu	issain	
DE3 Course					Denastr	nont o	FEler	trop	ic System	ms 12

















	Гrа	I	Ľ	S	ition	I	ji	5	st						ESBJERG
	Curr	rent S	state			N	ext St	nte			-	Outp	ut		
		02	01	00	Transition Expression	s	02 0	21	00	11		13		ERR	
	S1	0	0	0	G1' · G2' · G3' · G4'	S2	0	0	1	1	0	0	0	0	
	S1	0	0	0	G1 · G2 · G3 · G4	SOK	1	0	0	i	0	0	0	0	
	81	0	0	0	G2 + G3 + G4	SERR	1	0	1	1	0	0	0	0	6r-6r-60-6r
	52	0	0	1	$G1'\cdotG2'\cdotG3'\cdotG4'$	\$3*	0 *		k	* 0	1	0	0	0	21-57-52-52 (1+1) (1+1) (22-52-52
	52	0	0	1	G1' · G2 · G3' · G4'	SOK	1	0	0	0	1	0	0	0	Ter ar ar ar
	82	0	0	1	G1 + G3 + G4	SERR	1	0	1	0	1	0	0	0	
	83	0	1	1	G1' · G2' · G3' · G4'	84	0	1	0	0	0	1	0	0	
	S3 S3	0	1	1	G1' · G2' · G3 · G4'	SOK	1	0	0	0	0	1	0	0	
	83 84	0	÷.	1	G1 + G2 + G4 G1' · G2' · G3' · G4'	SERR S1	1	0	1	0	0	1	0	0	101-007-007-007-007-007-007-007-007-007-
	84	0	1	0	G1' · G2' · G3' · G4	SOK	1	0	0	0	0	0	÷	0	ar ar ar ar
	84	0	î.	0	G1 + G2 + G3	SERR	÷	0	i	0	0	0	ì	0	
	SOK	1	0	0	G1 + G2 + G3 + G4	SOK	1	0	0	0	0	0	0	0	
	SOK	1	0	0	$G1' \cdot G2' \cdot G3' \cdot G4'$	S1	0	0	0	0	0	0	0	0	
	SERR	1	0	1	G1+G2+G3+G4	SERR	1	0	1	0	0	0	0	1	
	SERR	1	0	1	$G1'\cdot G2'\cdot G3'\cdot G4'$	S1	0	0	0	0	0	0	0	1	
u V F C V ii	nused. /rite dow. or examp 4') [corr /rite dow idepender	n ti ole: resp vn nt o	he Q poi al	Tra 0* = ndir so tran	nsition equati = Q2'. Q1'. Q ng to the line 4 the output eq sition express	ons 20.0 4&´ juati	for (G1 7 w) ons :	Q( '. he	0*, G2 re is	Q1' 2'. ( Q0* it is	* 8 33 is N	2 C ' . ( 1] /Io	)2ª G4 ore	*. ·')+	machine, some (2) states will be Q2'. Q1. Q0. (G1'. G2'. G3'. achine so output equations are
F	or examp	le	LI	= (	Q2'. Q1'. Q0	Dr.	D. P	И.	Ak	bar	Hu	334	ain		
Course					Dep										- 19





	C	Curren	nt Sta	te					Next	State			
s	L1	L2	L3	L4	ERR	Transition Expression	s	L1+	L2+	L3®	L4*	ERR *	
S1	1	0	0	0	0	G1' · G2' · G3' · G4'	S2	0	1	0	0	0	
S1	1	0	0	0	0	G1· G2'· G3'· G4'	SOK	0	0	0	0	0	
S1	1	0	0	0	0	G2 + G3 + G4	SERR	0	0	0	0	1	
S2	0	1	0	0	0	G1' · G2' · G3' · G4'	S3	0	0	1	0	0	
	0	1	0	0	0		SOK	0	0	0	0	0	
	0	1	0	0	0				0	0			
		-	1		-						-		
		0	1		•								
		0	1	-									
												0	
				-									
				-	-				-		-	-	
	0				0			1			0	0	
SERR	0	0	0	0	1	G1 + G2 + G3 + G4	SERR	0	0	0	0	1	
SERR	0	0	0	0	1	G1' · G2' · G3' · G4'	S1	1	0	0	0	0	
	51 51 52 52 53 53 53 54 54 54 54 50 K 50 K 56 R	S1         I           S1         1           S1         1           S2         0           S2         0           S3         0           S3         0           S4         0           S4         0           SOK         0           SOK         0           SERR         0	S1         I         0           S1         1         0           S1         1         0           S1         1         0           S2         0         1           S2         0         1           S2         0         1           S3         0         0           S3         0         0           S4         0         0           S4         0         0           SOK         0         0           SCK         0         0           SCR         0         0           SCR         0         0           SCK         0         0           SCR         0         0	S1         I         0         0           S1         1         0         0           S1         1         0         0           S1         1         0         0           S2         0         1         0           S2         0         1         0           S3         0         0         1           S3         0         0         1           S4         0         0         0           S4         0         0         0           SOK         0         0         0           SOK         0         0         0           SERR         0         0         0	S1         I         0         0         0           S1         1         0         0         0           S1         1         0         0         0           S2         0         1         0         0         0           S2         0         1         0         0         0           S2         0         1         0         0         0           S3         0         0         1         0           S3         0         0         1         0           S4         0         0         0         1         1           S4         0         0         0         1         1           S4         0         0         0         1         1           SOK         0         0         0         0         0           SCRR         0         0         0         0         0         0	S1         I         0         1         1         0         0         0         0         0         0         0         S         1         1         0         0         0         0         S         1         1         0         0         0         0         S         2         0         1         0         0         0         0         S         2         0         1         0         0         0         0         S         3         0         0         1         0         0         0         S         3         0         0         1         0         0         0         3         3         0         0         1         0         3         3         0         0         1         0         3         3         3         3         0         0         1         0         3         3         3         3         0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	S1         1         0         0         0         0         G1'         G2'         G3'         G4'         S2           S1         1         0         0         0         0         G1'         G2'         G3'         G4'         S2           S1         1         0         0         0         0         G1'         G2'         G3'         G4'         S0K           S1         1         0         0         0         G1'         G2'         G3'         G4'         S0K           S2         0         1         0         0         G1'         G2'         G3'         G4'         S0K           S2         0         1         0         0         G1'         G2'         G3'         G4'         S0K           S3         0         0         1         0         G1'         G2'         G3'         G4'         S0K           S3         0         0         1         0         G1'         G2'         G3'         G4'         S1           S4         0         0         1         0         G1'         G2'         G3'         G4'         S1	S1         1         0         0         0         0         G1'         G2'         G3'         G4'         S2         0           S1         1         0         0         0         0         G1'         G2'         G3'         G4'         S2         0           S1         1         0         0         0         G1'         G2'         G3'         G4'         S2         0           S2         0         1         0         0         0         G1'         G2'         G3'         G4'         S0K         0           S2         0         1         0         0         0         G1'         G2'         G3'         G4'         S0K         0           S2         0         1         0         0         G1'         G2'         G3'         G4'         S0K         0           S3         0         0         1         0         G1'         G2'         G3'         G4'         S1         1           S4         0         0         1         0         G1'         G2'         G3'         G4'         S1         1           S4         0         0		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	





stat	e	30	)(	11	L T	۱g							
						_							
		Cu	rrent	State	е				1	Vext	State	,	
	s	L1	L2	L3	L4	ERR	Transition Expression	s	L1*	L2*	L3*	L4*	ERR⁺
	S1	1	x	х	х	х	G1'· G2'· G3'· G4'	S2	0	1	0	0	0
	S1	1	х	x	x	x	G1· G2'· G3'· G4'	SOK	0	0	0	0	0
	S1	1	х	х	x	x	G2 + G3 + G4	SERR	0	0	0	0	1
	S2	0	1	х	x	x	G1'· G2'· G3'· G4'	S3	0	0	1	0	0
	S2	0	1	х	x	x	G1'· G2· G3'· G4'	SOK	0	0	0	0	0
	S2	0	1	х	х	x	G1 + G3 + G4	SERR	0	0	0	0	1
	S3	0	0	1	х	x	G1'· G2'· G3· G4'	S4	0	0	0	1	0
	S3	0	0	1	x	x	G1'· G2'· G3· G4'	SOK	0	0	0	0	0
	S3	0	0	1	х	х	G1 + G2 + G4	SERR	0	0	0	0	1
	S4	0	0	0	1	х	G1'· G2'· G3'· G4'	S1	1	0	0	0	0
	S4	0	0	0	1	х	G1'· G2'· G3'· G4'	SOK	0	0	0	0	0
	S4	0	0	0	1	х	G1 + G2 + G3	SERR	0	0	0	0	1
	SOK	0	0	0	0	0	G1 + G2 + G3 + G4	SOK	0	0	0	0	0
	SOK	0	0	0	0	0	G1'· G2'· G3'· G4'	S1	1	0	0	0	0
	SERR	0	0	0	0	1	G1 + G2 + G3 + G4	SERR	0	0	0	0	1
	SERR	0	0	0	0	1	G1'· G2'· G3'· G4'	S1	1	0	0	0	0
























		tal	St	ate	e Ta	able	e				ESB.	S
									(	D		-
							Y	00	01	11	10	_
							0	0	0	1	0	
							1	1	1	1	0	
	-				CD					Y*		_
		s	00	01	11	10						
	-	S0	SO	SO	S1	SO						
		S1	S1	S1	S1	SO						
					S*							
						ne bottom	table and a le states.	ccordin	g to the	definitio	on of	
					Dr. D.	M. Akbar	Hussain					
DE3 Course				De	partmer	at of Electr	onic Syster	ns				32










	Transi	tior	۱T	ab	le			espjend
	-			CL	КD		-	
	_	Y1 Y2 Y3	00	01	11	10	_	
		000	010	010	000	000		
		001	011	011	000	000		
		010	010	110	110	000		
		011	011	111	111	000		
		100	010	010	111	111		
		101	011	011	111	111		
		110	010	110	111	111		
		111	011	111	111	(111		
	_			Y1* Y	'2* Y3*		_	
	Circled states are the same as the c				nternal	state pr	edicted by the trans	ition table is
			Dr. I	. M. Al	bar Hu	ssain		
DE3 Course		De	epartme	ent of El	ectroni	c Systen	ns	37


	Non-criti	cal	Ra	се	ESBJERG
			CL	K D	
	Y1 Y2 Y3	00	01	11	10
	000	010	010	000	000
	001	011	011	000	000
	010	010	110	110	000
	011	011	111	111	000
			Y1* ۱	′2* Y3*	
	Race Concept: Changing of variables	a single in	nput var	iable bri	ng multiple changes in the internal
	· unuo i vo.	line chang	ging of (	CLK from	n 0 to 1, bring changes from 011 to
					hanges does not really occur in logic
	circuits so the internal states m $011 \rightarrow 010 \rightarrow 000 \text{ or } 011 \rightarrow 0$			-	circuit temporarily visit certain states
					te does not depend on the order in
	which the state variable change	e so it is no Dr. D. I	n critica M. Akba	l race. r Hussain	* I
DE3 Course	I	epartment			


	Critical	Ra	C	e				ESBJERG
	) .				КD			
		Y1 Y2 Y3	00	01	11	10		
		000	010	010	000	000		
		001	011	011	000	000		
		010	010	110	110	110		
		011	011	111	111	000		
		100	010	010	111	111		
		101	011	011	111	111		
		110	010	110	111	111		
		111	011	111	111	(11)'		
				Y1* Y	′2* Y3*			
	Suppose the entr This time the sy arrows.	stem ca	in en	d up		vo diff		-
DE3 Course		Depa	artmer	nt of El	ectroni	c Systen	ns	39


S	itate & O	utŗ	out	Ta	blo	9	ESBJERG
			CL	K D		-	
	S	00	01	11	10	_	
	S0	S2,01	S2 ,01	SO , 01	SO , 01		
	S1	S3,10	S3 ,10	S0 ,01	S0 ,10		
	S2	S2 , 01	S6 ,01	S6 ,01	S0 ,01		
	S3	S3 , 10	S7 ,10	S7 ,10	S0 ,01		
	S4	S2 ,01	S2 ,01	S7,11	S7,11		
	S5	S3 ,10	S3 ,10	S7 ,10	S7 ,10		
	S6	S2 ,01	S6 , 01	S7 ,11	S7,11		
	S7	S3 ,10	S7 , 10	S7 , 10	S7 , 10		
			S*,	Q QN		_	
	The above tab	le shov	ws the	states	with n	ames and output.	
		Dr. 1	). M. Ak	bar Hus	sain		
DE3 Course	I	Departm	ent of El	ectronic	c System	s	40


	Flow & Output Tab	e esejere
	$ \frac{CLK D}{S 00 01 11 10} $ S0 S2 01 S6 01 S0 01 S0 01 S2 S2 01 S6 01 S0 10 S3 S3 10 S7 10 S0 01 S6 S2 01 S6 01 S7 11 S7 S3 10 S7 10 S7 10 S7 10 S7 10 S*, Q QN  A flow table eliminates multiple hops and shows only ultimate destination. Also it eliminates rows for unused internal states, ones which are stable for no input combination. You can see that row 2, 5 & 6 are eliminated.	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
	Dr. D. M. Akbar Hussain	S*, Q QN
DE3 Course	Department of Electronic Syste	ems 41
























	Flow Tabl	e						SORG UNIVERS
	)			Р	R			
	Meaning	s	00	01	11	10	Z	
	Idle, waiting for pulse	IDLE					0	
	Reset, no pulse	RES1					0	
	Got pulse, output on	PLS1					1	
	Reset, got pulse	RES2					0	
	Pulse gone, output on	PLS2					1	
	Got pulse, output off	PLSN					0	
	RES1: When R goes from 0 t there would be 2 stable states table, so a new state RES1. PLS1: In the IDLE state when RES2: When R is 1 and P goo PLS2: This state occurs when PLSN: This state occurs when	in the san P goes es from ( P goes a	ame row from 0 t to 1. away (1	y, typicall o 1, syste to 0).	y one av	oids tha	it in the prii	nitive flow
		Dr. D	M. Akh	ar Hussa	ia			
E3 Course	מ	epartme	nt of Ele	ctronic S	vstems			50


F	low Tab	le					Sone Star	S
J				P				
	Meaning	S	00	01	11	10	Z	
	Idle, waiting for pulse	IDLE	IDLE	RES1	_	PLS1	0	
	Reset, no pulse	RES1	IDLE	RES1	RES2	_	0	
	Got pulse, output on	PLS1	PLS2		RES2	PLS1	1	
	Reset, got pulse	RES2	_	RES1	RES2	PLSN	0	
	Pulse gone, output on	PLS2	PLS2	RES1	_	PLS1	1	
	Got pulse, output off	PLSN	IDLE	_	RES2	PLSN	0	
				5				
	w with different input of primitive flow table. The						s we can fill t	ıp
		Dr.	D. M. Akb	ar Hussain	a			
Course		Departm	ent of Elec	tronic Sy	stems			











	Ra	lCe	F	ree	e T	rai	nsit	tio	n 1	[a]	ole	ESE ESE	UNIVE
	) -	P R											
	_	Y1 Y2	00	01	11	10	Z		-		P R		
		00	00	00	10	01	0	S	00	01	11 RES	10 PLS	Z 0
		01	$\underbrace{01}$	00	11	(01)	1	PLS	PLS	IDLE	RESA	PLS	1
				00			1	RESA	-	_	RES	_	
		11	_	—	10	_	-	RES	IDLE	IDLE	RES	RES	0
		10	00	00	10	10	0				S#		
			Y1* Y2*										
	next st	tate an	d outp	ut entri	ies can	be used	ble with d in the it logic.				0		
13 Course				I			bar Huss ectronic		i				57

