

Digital Teknik II / Digital Design II

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course

1



Digital Teknik / Digital Design



Modul 3

PLD, VHDL, Latches, Flip-Flops & Counters

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course

2





Programmable Logic Devices

- PLA
- PAL
- PLD
- CPLD
- FPGA
- ASIC

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

3



Programmable Logic Devices

PLA contains a 2 level structure of AND and OR gates with user programmable connections (sum of the product, basically min terms).

PLA structure was enhanced to PAL programmable logic arrays and today such devices are called PLD programmable Logic Devices.

However, PAL lack scalability as the 2 level cannot be scaled to larger sizes, so instead of PLD, CPLD Complex PLD are introduced which basically contains large number of PLDs and interconnection structure that is also programmable so providing a rich design capability.

The later version of CPLD which contains large number of individual blocks is called FPGA.

DE3 Course


Dr. D. M. Akbar Hussain
Department of Electronic Systems

4

Possible min terms: $\bar{A}\bar{B}$, $\bar{A}B$, $A\bar{B}$, AB


Example PLD

Sum of the product: AND gates provide the product and OR gates as sum.






Programming $F = A\bar{B} + \bar{A}B$

The only limitation here is size of the device as the number of input and output pins and the number of product terms available.



True & Negated Output



The diagram shows a 3-bit bus represented by three vertical lines. On the left, an inverter gate is connected to the top line. On the right, an OR gate is connected to the top and middle lines. The output of the OR gate is on the right.




To make it more flexible and enhancing the capability of these circuits an input driver with true and negated option.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

7

Tri-state Option






The diagram shows a 3-bit bus represented by three vertical lines. On the left, an inverter gate is connected to the top line. On the right, an OR gate is connected to the top and middle lines, and a NAND gate is connected to the top and bottom lines. The outputs of the OR and NAND gates are connected to a single output line on the right.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

8

Latched Tri-state output






Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

9

PAL





In PAL, only AND gates are programmable where as OR gates are fixed, so there is a limit on producing product terms in sum.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

10

PLA





In this case both are programmable, so product terms are re-usable.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

11

PLS Programmable Logic Sequencer




This is just the extension of PLA, it contains a flip-flop as a storage element and typically the output of the flip-flop is fed back to the logic to support finite state machine design.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

12

Technology for Programing



One time: Antifuse (Metal crystalline alloy is created for conduction).



Reprogrammable: Floating Gate.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

13

Programmable Gate




Floating Gate

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems


14

Floating Gate




Initially, floating gate has no charge so it has no effect on circuit operation and all transistors are effectively connected, to program the logic high voltage is applied to the link where no connection is required.

Programming Gate




Through avalanche injection a negative charge is placed to the floating gate so once you apply a normal 1 logic transistor does not turned on and typically it is believed that the charge remains there for 10 years. Ultraviolet light was used to erase the device, because it becomes conductive under ultraviolet light.

Electronically Erasable




Modern devices are manufactured in a different way using a tunneling effect, the advantage is that one can electronically erase the device.

Architectures



PLD and CPLD has coarse grain architecture meaning fewer interconnections, where as FPGA has fine grain architecture having a rich inter connection topology. Generic (GAL) Gate Array logic is also a PAL as shown in figure.

Registered/Un-registered Output




Output which contains a flip-flop is called registered output where as the other is obviously called un-registered output.

Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

19

CPLD



Contains 6 logic block with each containing 6 macro-cell, interconnection is supported at different levels some may be connected some may be not.


Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course


Dr. D. M. Akbar Hussain
Department of Electronic Systems

20

FPGA

The basic logic blocks are much simpler than the CPLD, but it is fine grain interconnection topology.







Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

21

Switch Matrix






Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

22


Antifuse Based FPGA



Embedded Systems: A Contemporary Design Tool
by James K. Peckol
DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems


Example



Output logic macrocells for the 16V8R: (a) combinational; (b) registered.

Output which contains a flip-flop is called registered output .

Example 16V8 GAL




DE3 Course

Logic diagram for the 16V8 in the "registered" configuration.

25

Example 22V10 GAL




DE3 Course

Logic diagram for the 22V10.

26


Macro-cell for 22V10



Output logic macrocells for the 22V10: (a) combinational; (b) registered.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

Example GAL Devices



Logic symbols for popular GAL devices.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

Timing Specifications


Part numbers	Suffix	t_{PD}	t_{CO}	t_{CF}	t_{SU}	t_H
GAL16V8D, GAL20V8B	-7	7.5	5	3	7	0
GAL16V8D, GAL20V8B	-10	10	7	6	10	0
GAL16V8D, GAL20V8B	-15	15	10	8	12	0
GAL16V8D, GAL20V8B	-25	25	12	10	15	0
GAL22V10D	-7	7.5	4.5	3	4.5	0
GAL22V10D	-10	10	7	2.5	7	0
GAL22V10D	-15	15	8	2.5	10	0
GAL22V10D	-25	25	15	13	15	0

Timing specifications, in nanoseconds, of popular CMOS GAL devices in DIPs.

- t_{PD} : Propagation delay
- t_{CO} : Propagation delay from the rising edge of the clock
- t_{CF} : PD from the rising edge of the clock to the macrocell's output
- t_{SU} : Setup time during which signal must be stable
- t_H : Signal at D input must be hold for that period of time

Dr. D. M. Akbar Hussain
Department of Electronic Systems


Timing Parameters



It should be remembered that timing parameters in PLDs have longer setup times because of AND & OR gates, so for critical timing requirements it should be kept in mind for implementation.

Which gate is faster ?

Dr. D. M. Akbar Hussain
Department of Electronic Systems



HDL: Hardware Description Language

Verilog HDL

ABEL: Advanced Boolean Equation Language

HDL and Verilog are hardware description languages.


HDL has its root in PASCAL & ADA

Where as Verilog has its root in C.

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

31



VHDL

Documentation and Modelling Language

Developed and designed with principles of structured programming in mind (ideas from PASCAL and Ada).

- Design is decomposed.
- Each design element has both well defined interface and precise functional specifications.
- Concurrency, timing and clocking can be modelled.
- Logical operations and timing behaviour can be simulated.


VHDL is basically, VHSIC Hardware Description Language, Very High Speed Integrated Circuits HDL.

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

32


VHDL Entity & Architecture




Entity is declaration of modules input and output. It is like a wrapper hiding the details of what is inside.

Where as architecture is more detailed description of the modules internal behavior or structure. This allows a hierarchical design.

Hierarchical Structure



VHDL Program



text file (e.g., mydesign.vhd)

entity declaration


architecture definition

Inside the text file entity and architecture is defined separately.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 35

VHDL Program Example




```
entity Inhibit is    -- also known as 'BUT-NOT'
  port (X,Y: in BIT;    -- as in 'X but not Y'
        Z:  out BIT); -- (see [Klir, 1972])
end Inhibit;

architecture Inhibit_arch of Inhibit is
begin
  Z <= '1' when X='1' and Y='0' else '0';
end Inhibit_arch;
```

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 36



VHDL Syntax


```

architecture architecture-name of entity-name is
  type declarations
  signal declarations
  constant declarations
  function definitions
  procedure definitions
  component declarations
begin
  concurrent-statement
  . . .
  concurrent-statement
end architecture-name;
        
```

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

37



VHDL Predefined Types


bit	character	severity_level
bit_vector	integer	string
boolean	real	time

<i>integer Operators</i>	<i>boolean Operators</i>
+ addition	and AND
- subtraction	or OR
* multiplication	nand NAND
/ division	nor NOR
mod modulo division	xor Exclusive OR
rem modulo remainder	xnor Exclusive NOR
abs absolute value	not complementation
** exponentiation	

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

38



VHDL Function Declaration


```

function function-name (
    signal-names : signal-type;
    signal-names : signal-type;
    ...
    signal-names : signal-type
) return return-type is
    type declarations
    constant declarations
    variable declarations
    function definitions
    procedure definitions
begin
    sequential-statement
    ...
    sequential-statement
end function-name;

```

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 39



VHDL Program with Function

```


architecture Inhibit_archf of Inhibit is
function ButNot (A, B: bit) return bit is
begin
    if B = '0' then return A;
    else return '0';
    end if;
end ButNot;

begin
    Z <= ButNot(X,Y);
end Inhibit_archf;

```

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 40



VHDL Design Flow

Before we start going into any language we must understand the overall language in this case VHDL design flow.

It is divided into 2 parts, front end and back end.


Typically, large logic designs has the capacity to be divided into blocks of different functionality so one can have a hierarchical structure.

Verification or testing has 2 dimensions, functional verification which is concerned with logical behaviour of the circuit where as timing is concerned with more on gate delays etc, so in this case one test the actual delay verses the estimated delay. However, in the front end it is still limited verification.

In the back end the design is converted into set of primitives which can be assembled into the target technology (PLD/CPLD etc). Fitting is mapping to the technology. Final step is the timing verification due to many things including length of wires etc.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

42



ABEL Program Structure

```


module module name
title string
deviceID device deviceType;
pin declarations
other declarations
equations
equations
test_vectors
test vectors
end module name
        
```

For Reference

DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

43



ABEL Program Example

```

module Alarm_Circuit
title 'Alarm Circuit Example
J. Wakerly, Micro Systems Engineering'
ALARMCKT device 'P16V8C';

" Input pins
PANIC, ENABLEA, EXITING    pin 1, 2, 3;
WINDOW, DOOR, GARAGE      pin 4, 5, 6;
" Output pins
ALARM                       pin 11 istype 'com';

" Constant definition
X = .X.;

" Intermediate equation
SECURE = WINDOW & DOOR & GARAGE;

equations
ALARM = PANIC # ENABLEA & !EXITING & !SECURE;

test_vectors
((PANIC,ENABLEA,EXITING,WINDOW,DOOR,GARAGE) -> [ALARM])
[ 1, .X., .X., .X., .X., .X.] -> [ 1];
[ 0, 0, .X., .X., .X., .X.] -> [ 0];
[ 0, 1, 1, .X., .X., .X.] -> [ 0];
[ 0, 1, 0, 0, .X., .X.] -> [ 1];
[ 0, 1, 0, .X., 0, .X.] -> [ 1];
[ 0, 1, 0, .X., .X., 0] -> [ 1];
[ 0, 1, 0, 1, 1, 1] -> [ 0];

end Alarm_Circuit
        
```


For Reference



DE3 Course

Dr. D. M. Akbar Hussain
Department of Electronic Systems

44

Input Without a Debouncer









Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 45

Debouncer with a Bi-stable



Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 46

Debouncer with S-R Latch

Dr. D. M. Akbar Hussain
Department of Electronic Systems


DE3 Course 47


Bus Holder


Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 48

Multi-bit Registers & Latches









A collection of 2 or more D type flip flops with a common clock is called a register, registers are used to store collection of related bits. Constraint is that all the bits gets updated with the same clock.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course49

6 Bit Register






Dr. D. M. Akbar Hussain
Department of Electronic Systems


DE3 Course50

8 Bit Register



Dr. D. M. Akbar Hussain
Department of Electronic Systems


8 Bit Register without edge trigger



Logic symbol for the 74x373 8-bit latch.

Dr. D. M. Akbar Hussain
Department of Electronic Systems


8 Bit Register with clear & without 3 state output



Logic symbol for the 74x273 8-bit register.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

8 Bit Register with gated clock



If EN_L is asserted then at the rising edge of clock the flip flops are loaded with the data inputs, otherwise they retain their present values.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

Read Operation

The reason of having latching the address is that typically address bus and data bus are multiplexed in 3 state logic to save pins. ROMCS_L is ROM chip select effective low.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

55

Address Latching & Decoding

In this case the higher order bits (12 bits) are used for chip select, where as the 20 lower order bits are used for address location of the selected device.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

56

Combined Address Latching & Decoding Circuit

It may produce quick chip select for devices, higher order address bits are directly given to latching decoder and the address valid is also applied directly to latching decoder.

Dr. D. M. Akbar Hussain
Department of Electronic Systems


DE3 Course 57

Counters


Clocked sequential circuit whose state diagram contains a single cycle, the modulus of the counter is the number of states in the cycle.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 58



Binary Counter




Most commonly used counter is n bit binary counter. This is a ripple binary counter as carry is propagated to the next counter, one bit at a time.


T is the toggle flip flop which changes (toggles) its state at each clock pulse.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course
59



Synchronous Serial Counter



Ripple counters are slow and one can imagine if it is a large ripple counter the most significant output may not be valid because of the propagation delay.

The counter shown is with a Serial Enable, it is called serial counter because the combinational enable signal propagate serial from LSB to MSB. It can have problem if the clock period is too short, it will not have enough time that LSB change is propagated to MSB

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course
60

Synchronous Parallel Counter

The counter with Parallel Enable, which eliminates the problem and this is the fastest binary counter structure

Dr. D. M. Akbar Hussain
Department of Electronic Systems


DE3 Course 61

MSI Counters & Applications


Inputs					Current State				Next State				
CLR	L	LD	L	ENT	ENP	QD	QC	QB	QA	QD ^o	QC ^o	QB ^o	QA ^o
0	x	x	x	x	x	x	x	x	x	0	0	0	0
1	0	x	x	x	x	x	x	x	x	D	C	B	A
1	1	0	x	x	x	x	x	x	x	QD	QC	QB	QA
1	1	x	0	x	x	x	x	x	x	QD	QC	QB	QA
1	1	1	1	0	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	1	0	0	0	0	1	0
1	1	1	1	0	0	1	0	0	0	0	0	1	1
1	1	1	1	0	0	1	1	0	0	1	0	0	0
1	1	1	1	0	1	0	0	0	0	0	1	0	1
1	1	1	1	0	1	0	1	0	1	0	1	1	0
1	1	1	1	0	1	1	0	0	0	0	1	1	1
1	1	1	1	0	1	1	1	1	1	1	0	0	0
1	1	1	1	1	0	0	0	0	1	0	0	0	1
1	1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	1	0	1	0	1	0	1	1
1	1	1	1	1	0	1	1	1	1	1	1	0	0
1	1	1	1	1	1	0	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1	1	1	0	0	0	0

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 62




Synchronous 4 bit Binary Counter




Dr. D. M. Akbar Hussain
 Department of Electronic Systems

DE3 Course 63



Free Running Mode



Dr. D. M. Akbar Hussain
 Department of Electronic Systems

DE3 Course 64

Free Running Divide by 16

If you look at the 4 output signals it can be realised easily that each output is divided by 2 at each step, so the counter can be used as divide by 2, 4, 8 and 16 counter.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 65

Decade Counter / Modulo 10 Counter

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 66

Free Running Divide by 10

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 67

Up/Down Counter

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 68

A modulo 8 Binary Counter & Decoder

Dr. D. M. Akbar Hussain
Department of Electronic Systems

Decoding Binary-Counter States

Dr. D. M. Akbar Hussain
Department of Electronic Systems

Glitch Free Outputs

Dr. D. M. Akbar Hussain
Department of Electronic Systems


71

4 Bit Ripple Counter (Asynchronous)


*All J and K inputs assumed to be 1.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

72




Clock & Output Sequence




Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 73



Drill Problems

Determine the state sequence for the following circuit




All J, K Inputs are HIGH

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 74


Drill Problems

What is the MOD of this counter




Drill Problems

State Transition Diagram




Drill Problems

Output Sequence




Drill Problems

Display for Code




Drill Problems

Determine the MOD and determine the frequency at D output





Drill Problems

Determine the MOD and determine the frequency at D output



74LS93 Asynchronous Binary Counter







Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 81

Logic Diagram for 74LS93 Asynchronous Binary Counter





Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 82

Determine the frequency at output X

The diagram shows two 74LS293 counters, Z1 and Z2, connected in series. Counter Z1 is clocked by an 8.64 kpps signal. Its MR1 and MR2 inputs are connected to ground. Its CP0 input is connected to its Q0 output. The Q0 output of Z1 is connected to the CP0 input of counter Z2. Counter Z2 also has its MR1 and MR2 inputs connected to ground. Its Q0 output is labeled 'Output X'. The CP1 inputs of both counters are also connected to ground.

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 83


Drill Problems

Building Digital Clock

The diagram illustrates a digital clock system. It starts with a 60 Hz sine wave input that goes into a 'Pulse shaper' block. The output of the pulse shaper is a 60 Hz square wave. This square wave is then fed into a 'MOD-60 counter' block. The output of the counter is a 1 Hz square wave, which is then sent to a block labeled 'Counters, displays, etc.'.


Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 84



Drill Problems


MOD 60 Counter



*All J = K = 1


Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 85





Drill Problems

Determine the states the following circuit goes through



Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course 86



Spørgsmål Opgaver

Dr. D. M. Akbar Hussain
Department of Electronic Systems

DE3 Course

87