






Ι.	Function Table for 74194 Shift Register								
	unction 1	inte i	01 14	1134 9	mine i	xegi	SICI		
Ì									
		Inputs		Next state					
	Function	S1	<i>S0</i>	QA*	QB*	QC*	QD		
	Hold	0	0	QA	QB	QC	QD		
	Shift right	0	1	RIN	QA	QB	QC		
	Shift left	1	0	QB	QC	QD	LIN		
	Load	1	1	A	в	С	D		
	Function tal These registers are and FPGA, earlier s direction, 74194 is 1	seldom use hown regis bidirection	ed these d sters are al al shift re	ays because Il unidirectio gister by usi	they are nal as the	typically data only	build i / flows		
	control inputs. It is h			ction table.					
ITSA		Depart		bui nuosuin					

























	States o	f Joh	ns	50	n	Co	ounter	PORG UNIVERS
		State Name	Q3	Q2	Q1	Q0	-	
		S1	0	0	0	0	_	
		S2	0	0	0	1		
		S3	0	0	1	1		
		S4	0	1	1	1		
		S5	1	1	1	1		
		S6	1	1	1	0		
		S7	1	1	0	0		
		S8	1	0	0	0		
			rs tł	ne sa	me	prob	lem of undesirat	ole states
		Dr. 1	D. M. i	akbar	Huss	ain		
E3 Course		Departm	ent of	Flocts	ania	Canad a ma		17




























































































	Metas	stabil	FSBJERG				
	2	Reference	Device	τ (ns)	T _o (s)	t, (ns)	
		Chaney (1983)	74LS74	1.50	4.0 10 ⁻¹	77.7	
		Chaney (1983)	74874	1.70	1.0 10 ⁻⁶	66.1	
		Chaney (1983)	74F74	0.40	2.0 10-4	17.7	
		TI (1997)	74LSxx	1.35	4.8 10 ⁻³	64.0	
		TI (1997)	74Sxx	2.80	1.3 10 ⁻⁹	90.3	
		TI (1997)	74ALSxx	1.00	8.7 10 ⁻⁶	41.1	
		TI (1997)	74ASxx	0.25	1.4 10 ³	15.0	
		TI (1997)	74Fxx	0.11	$1.9 10^8$	7.9	
		TI (1997)	74HCxx	1.82	1.5 10 ⁻⁶	71.6	
		TI (1997)	74ACxx	0.36	1.1 10 ⁻⁴	15.7	
		Cypress (1997)	PALC22V10B-20	0.26	5.6 10 ⁻¹¹	7.6*	
		Cypress (1997)	PALCE22V10-7	0.19	1.3 10 ⁻¹³	4.4*	
		Xilinx (1997)	7300-series CPLD	0.29	1.0 10 ⁻¹⁵	5.3*	
		Xilinx (1997)	9500-series CPLD	0.17	9.6 10 ⁻¹⁸	2.3*	
		Metastab	ility parameters f	or some	common dev	vices.	
		;	Dr. D. M. Akbar	Hussai	a		
E3 Cours	i 47	Dana	rtment of Electi	onic Su	stome		51

