

































































Example 4.2

Design the circuit of Fig. 4.20 so that the transistor operates at $I_D = 0.4$ mA and $V_D = +0.5$ V. The NMOS transistor has $V_t = 0.7$ V, $\mu_n C_{ox} = 100 \ \mu \text{A/V}^2$, $L = 1 \ \mu \text{m}$, and $W = 32 \ \mu \text{m}$. Neglect the channel-length modulation effect (i.e., assume that $\lambda = 0$).

As $V_D = 0.5$ is greater than $V_G = 0$, so it is working in saturation.

$$V_{DD} = +2.5 \text{ V} \qquad I_{D} = \frac{1}{2} \mu_{n} c_{ox} \frac{W}{L} (v_{GS} - v_{r})^{2}$$

$$I_{D} \qquad I_{D} \qquad R_{D} \qquad 400 = \frac{1}{2} \times 100 \times \frac{32}{1} \times v_{ov}^{2}$$

$$v_{ov} = 0.5 v$$

$$v_{GS} = v_{t} + v_{ov} = 0.7 + 0.5 = 1.2 v$$
As gate is at 0 potential so source must be at -1.2 v
As gate is at 0 potential so source must be at -1.2 v

$$R_{S} = \frac{v_{S} - v_{SS}}{I_{D}} = \frac{-1.2 - (-2.5)}{0.4} = 3.25 \text{ K}\Omega$$

$$R_{D} = \frac{v_{DD} - v_{D}}{I_{D}} = \frac{2.5 - 0.5}{0.4} = 5.0 \text{ K}\Omega$$
Dr. D. M. Akbar Hussain
Department of Electronic Systems
$$34$$



















