


## CHAPTER 4

# MOS Field-Effect Transistors (MOSFETs)

## Lecture # 4


1

## MOSFET as an Amplifier



$$v_o = v_{DS} = v_{DD} - R_D i_D$$

$$i_D = \frac{1}{2} k_n' \frac{W}{L} (v_{GS} - v_i)^2$$



Square law expression is non linear between  $I_D$  and  $V_{GS}$ .

Need to operate in appropriate region for linear behaviour.


Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

2

## MOSFET as an Amplifier



$$v_o = v_{DS} = v_{DD} - R_D i_D$$

$$i_D = \frac{v_{DD} - v_{DS}}{R_D}$$


Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

3

## Graphical Derivation of Transfer Characteristics



$$v_o = v_{DS} = v_{DD} - R_D i_D$$

$$i_D = \frac{v_{DD} - v_{DS}}{R_D}$$

Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems


4

## MOSFET as Switch



$$v_o = v_{DD} \quad \text{off}$$

$$v_o = v_{oc} \quad \text{on}$$




Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

5

## Selection of Q Point



$$A_v \equiv \left. \frac{dv_o}{dv_i} \right|_{v_i = V_{G_{SQ}}}$$

It is very important to note that the selection of Q point should be made in such a way that the signal is not distorted/clipped, we can see that if the Q point is near  $V_{DD}$  the output will be clipped off and if it is close to triode boundary signal will be distorted. So basically, the Q point should be lower than  $V_{DD}$  and higher than  $V_{DSQ}$  to have maximum swing.

However, one should note that selection of Q point is dependent on what you select the load resistor, which determines the transfer characteristics.

Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

6

## Analysis: MOSFET as a Linear Amplifier



Cutoff Segment X - A -  $v_i \leq v_t$   $v_o = V_{DD}$

Saturation Segment A - Q - B  $v_i \geq v_t$   $v_o \geq v_i - V_t$

$$i_D = \frac{1}{2} \mu_n c_{ox} \frac{W}{L} (v_i - V_t)^2 \quad \text{and } v_o = V_{DD} - R_D i_D \text{ from these two equations}$$

we get  $v_o = V_{DD} - \frac{1}{2} R_D \mu_n c_{ox} \frac{W}{L} (v_i - V_t)^2$

$$\text{we can determine gain } A_v = \left. \frac{dv_o}{dv_i} \right|_{v_i=v_{oQ}} = -R_D \mu_n c_{ox} \frac{W}{L} (V_{iQ} - V_t)$$

using the above two equation and substituting

$$v_i = V_{iQ} \quad v_o = V_{oQ}$$

$$V_{iQ} - V_t = V_{ov}$$

$$A_v = \frac{2(V_{DD} - V_{oQ})}{V_{ov}} = \frac{2V_{RD}}{V_{ov}} \text{ where } (V_{RD} = V_{DD} - V_{oQ})$$

Triode Segment B - C  $v_i \geq V_t$   $v_o \leq v_i - V_t$

$$i_D = \mu_n c_{ox} \frac{W}{L} \left[ (v_i - V_t)v_o - \frac{1}{2}v_o^2 \right] \quad \text{and } v_o = V_{DD} - R_D i_D \text{ from these two equations}$$

we get  $v_o = V_{DD} / \left[ 1 + R_D \mu_n c_{ox} \frac{W}{L} (v_i - V_t) \right]$  Reference 4.43 Equation


we know  $r_{DS} = \frac{1}{\mu_n c_{ox} \frac{W}{L} (v_i - V_t)}$

$$v_o = \frac{V_{DD}}{1 + R_D \frac{1}{r_{DS}}} = V_{DD} \frac{r_{DS}}{r_{DS} + R_D} \quad \text{Usually } r_{DS} \ll R_D$$

$$v_o \approx V_{DD} \frac{r_{DS}}{R_D}$$


Copyright © 2004 by Oxford University Press, Inc.

**Dr. D. M. Akbar Hussain**  
Department of Electronic Systems



7

## Example 4.8



Point X:  $v_i = 0v$   $v_o = 10v$  Point A:  $v_i = 1v$   $v_o = 10v$


Point B:  $v_i = V_{IB} = V_{OB} + V_t = V_{OB} + 1$

As we are in the saturation region so  $v_o = V_{DD} - \frac{1}{2} R_D \mu_n c_{ox} \frac{W}{L} (v_i - V_t)^2$

we substitute above as  $v_o = V_{OB}$  so  $V_{OB} = 10 - \frac{1}{2} R_D \mu_n c_{ox} \frac{W}{L} (V_{OB} + 1 - 1)^2$

$$9V_{OB}^2 + V_{OB} - 10 = 0 \quad \text{It has two roots and possible one is } V_{OB} = 1v$$

Therefore  $V_{IB} = V_{OB} + V_t = 1 + 1 = 2v$



Point C:  $v_o = \frac{V_{DD}}{1 + R_D \mu_n c_{ox} \frac{W}{L} (v_i - V_t)}$  Reference 4.43 Equation

$$= 10 / 1 + 18 \times 1 \times (10 - 1) = 0.061$$

Next is the biasing the amplifier, since the segment extends from 1 volt to 10 volt may we select the Q point at 4 v.

so the current  $I_D = \frac{V_{DD} - V_{oQ}}{R_D} = \frac{10 - 4}{18} = 0.333mA$

we can calculate over drive voltage  $V_{ov} = \frac{1}{2} k'_n \frac{W}{L} V_{ov}^2$

$$V_{ov} = \sqrt{\frac{2 \times 0.333}{1}} = 0.816v$$

So we operate MOSFET at a dc gate to source voltage  $= V_{ov} = V_t + V_{ov} = 1.816v$

Voltage gain from  $4.40 A_v = -18 \times 1 \times (1.816 - 1) = -14.7v/v$

**Dr. D. M. Akbar Hussain**

Copyright © 2004 by Oxford University Press, Inc.


**Department of Electronic Systems**

8

### Example 4.8



Superimpose the following signal at 1.816 v (Q point)



$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - v_t)^2$$

$$\text{So at } v_{GS} = 1.741 \text{ v, } i_D = \frac{1}{2} \times 1 \times (1.741 - 1)^2 = 0.275 \text{ mA}$$

$$\text{At } v_{GS} = 1.816 \text{ v, } i_D = \frac{1}{2} \times 1 \times (1.816 - 1)^2 = 0.333 \text{ mA}$$

$$\text{At } v_{GS} = 1.891 \text{ v, } i_D = \frac{1}{2} \times 1 \times (1.891 - 1)^2 = 0.397 \text{ mA}$$

Look at the +ve & -ve increment in the drain current, are they same ?



Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

9


### Example 4.8



The output will vary around bias value of  $V_{OQ} = 4 \text{ V}$

$$\text{At } v_{GS} = 1.741 \text{ v, } i_D = 0.275 \text{ mA and } v_o = v_{DD} - i_D R_D = 10 - 0.275 \times 18 = 5.05 \text{ v}$$

$$\text{At } v_{GS} = 1.891 \text{ v, } i_D = 0.397 \text{ mA and } v_o = v_{DD} - i_D R_D = 10 - 0.397 \times 18 = 2.85 \text{ v}$$



Look at the output for +ve and -ve excursions ?



Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

10

## Exercise 4.17 & 4.18



- 4.17 For the circuit studied in Example 4.8 above and with reference to the transfer characteristic sketched in Fig. 4.26(c): (a) Give the values of  $V_{IQ}$ ,  $V_{IB}$ ,  $V_{OQ}$ , and  $V_{OB}$ . (b) Use the values in (a) to determine the largest allowable value of the negative peak of the output signal and the magnitude of the corresponding positive peak of the input signal. Disregard distortion caused by the square-law MOSFET characteristic. (c) Repeat (b) for the positive-output peak and the corresponding negative-input peak. (d) From the results of (b) and (c), what is the maximum amplitude of a sine wave that can be applied at the input and the corresponding output amplitude. What value of gain do these amplitudes imply? Why is it different from the 14.7 V/V found in Example 4.8?

Ans. (a) 1.816 V, 2 V, 4 V, 1 V; (b) 3 V, 0.184 V; (c) 6 V, 0.816 V; (d) 0.184 V, 3 V, 16.3 V/V, because of the nonlinear transfer characteristic.

- 4.18 Derive the voltage-gain expression in Eq. (4.41). Use the expression to verify the gain value found in Example 4.8.

$$A_v = \frac{2V_{RD}}{V_{OV}}$$

$$V_o = V_{DD} - R_D I_D \quad \{v_i = V_{IQ}, V_o = V_{OQ}, V_{OV} = V_{IQ} - V_t\}$$

$$I_D = \frac{1}{2} K'_n \frac{W}{L} (v_i - V_t)^2$$


Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.


Department of Electronic Systems

11

## Biasing MOS Amplifier Circuits



Not a good idea for biasing MOSFET ?



$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2$$

The use of fixed bias (constant  $V_{GS}$ ) can result in a large variability in the value of  $I_D$ . Devices 1 and 2 represent extremes among units of the same type.

Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.


Department of Electronic Systems

12

## Biasing with fixed gate voltage $V_G$ & having a source resistor $R_S$




$$V_G = V_{GS} + R_S I_D$$



(a)

(a) Basic Arrangement



(b)

(b) Reduced variability in  $I_D$

Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.


Department of Electronic Systems

13

## Biasing with fixed gate voltage $V_G$ & having a source resistor $R_S$



$$V_G = V_{GS} + R_S I_D$$



(d)


(c) Practical implementation using a single supply; (d) Coupling of a signal source to the gate using a capacitor  $C_{C1}$ ; (e) Practical implementation using two supplies.

Dr. D. M. Akbar Hussain


Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

14




(c)



(e)

### Example 4.9

It is required to design the circuit of Fig. 4.30(c) to establish a dc drain current  $I_D = 0.5 \text{ mA}$ . The MOSFET is specified to have  $V_t = 1 \text{ V}$  and  $k'_n W/L = 1 \text{ mA/V}^2$ . For simplicity, neglect the channel-length modulation effect (i.e., assume  $\lambda = 0$ ). Use a power-supply  $V_{DD} = 15 \text{ V}$ . Calculate the percentage change in the value of  $I_D$  obtained when the MOSFET is replaced with another unit having the same  $k'_n W/L$  but  $V_t = 1.5 \text{ V}$ .




As a rule of thumb for classical biasing we select  $R_D$  and  $R_S$  in such a way that the  $V_{DD}$  voltage is divided equally across  $R_D$ , MOSFET (Drain to Source) &  $R_S$ , which means one third across these three components.

Dr. D. M. Akbar Hussain

### Exercise 4.19 & 4.20

- 4.19 Consider the MOSFET in Example 4.9 when fixed- $V_{GS}$  bias is used. Find the required value of  $V_{GS}$  to establish a dc bias current  $I_D = 0.5 \text{ mA}$ . Recall that the device parameters are  $V_t = 1 \text{ V}$ ,  $k'_n W/L = 1 \text{ mA/V}^2$ , and  $\lambda = 0$ . What is the percentage change in  $I_D$  obtained when the transistor is replaced with another having  $V_t = 1.5 \text{ V}$ ?
- Ans.  $V_{GS} = 2 \text{ V}$ ;  $-75\%$
- 4.20 Design the circuit of Fig. 4.30(e) to operate at a dc drain current of  $0.5 \text{ mA}$  and  $V_D = +2 \text{ V}$ . Let  $V_t = 1 \text{ V}$ ,  $k'_n W/L = 1 \text{ mA/V}^2$ ,  $\lambda = 0$ ,  $V_{DD} = V_{SS} = 5 \text{ V}$ . Use standard 5% resistor values (see Appendix G), and give the resulting values of  $I_D$ ,  $V_D$ , and  $V_S$ .
- Ans.  $R_D = R_S = 6.2 \text{ k}\Omega$ ;  $I_D = 0.49 \text{ mA}$ ,  $V_S = -1.96 \text{ V}$ , and  $V_D = +1.96 \text{ V}$ .  $R_G$  can be selected in the range of  $1 \text{ M}\Omega$  to  $10 \text{ M}\Omega$ .



First find  $R_D$  and then over voltage  $V_{OV}$ , then find  $V_S$ , once you have  $V_S$  find  $R_S$ .

Now calculate new  $I_D$  by substituting  $V_{GS} = -V_S = V_{SS} - R_S I_D$

Dr. D. M. Akbar Hussain




## Biasing: Drain-to-Gate Feedback Resistor



$$V_{GS} = V_{DS} = V_{DD} - R_D I_D$$

$$V_{DD} = V_{GS} + R_D I_D$$




Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

17

## Biasing Using a Constant Current Source



$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right)_1 (v_{GS} - v_t)^2$$

$$I_{D1} = I_{REF} = \frac{v_{DD} + v_{SS} - v_{GS}}{R}$$

$$I = I_{D2} = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right)_2 (v_{GS} - v_t)^2$$

$$I = I_{REF} \left( \frac{\left( \frac{W}{L} \right)_2}{\left( \frac{W}{L} \right)_1} \right)$$

Dr. D. M. Akbar Hussain

Copyright © 2004 by Oxford University Press, Inc.

Department of Electronic Systems

18


## Exercise 4.21 & 4.22





**D4.21** It is required to design the circuit in Fig. 4.32 to operate at a dc drain current of 0.5 mA. Assume  $V_{DD} = +5$  V,  $k'_n W/L = 1$  mA/V<sup>2</sup>,  $V_t = 1$  V, and  $\lambda = 0$ . Use a standard 5% resistance value for  $R_D$ , and give the actual values obtained for  $I_D$  and  $V_{D_S}$ .  
**Ans.**  $R_D = 6.2$  k $\Omega$ ;  $I_D \cong 0.49$  mA;  $V_{D_S} \cong 1.96$  V

First find  $V_{OV}$  and then  $V_{GS}$ , for this configuration  $V_{GS} = V_{DS}$ , find  $R_D$ .

Now calculate new  $I_D$  by substituting  $V_{GS} = V_D = V_{DD} - R_D I_D$



**D4.22** Using two transistors  $Q_1$  and  $Q_2$  having equal lengths but widths related by  $W_2/W_1 = 5$ , design the circuit of Fig. 4.33(b) to obtain  $I = 0.5$  mA. Let  $V_{DD} = -V_{SS} = 5$  V,  $k'_n(W/L)_1 = 0.8$  mA/V<sup>2</sup>,  $V_t = 1$  V, and  $\lambda = 0$ . Find the required value for  $R$ . What is the voltage at the gates of  $Q_1$  and  $Q_2$ ? What is the lowest voltage allowed at the drain of  $Q_2$  while  $Q_2$  remains in the saturation region?  
**Ans.** 85 k $\Omega$ ; -3.5 V; -4.5 V



**Dr. D. M. Akbar Hussain**

Copyright © 2004 by Oxford University Press, Inc.

**Department of Electronic Systems**

19