






Signal 1	rocessing		15
		© Dr. D. M. Akbar Hussain	ESBJERG
9	Signal Processing Application	ione	
	nghai i iocessing Applicat	IOIIS	
	Communications:		
	 Modulation/Demodulation (modem) 		
	 Channel estimation, equalization 		
	 Channel coding 		
	 Source coding: compression 		-
	Imaging:		
	 Digital camera, 		
	– scanner		
and the second se	– HDTV, DVD		
the second second	Audio	the second s	
and the second second	 3D sound, 		
	 surround sound 		
	Speech		
	- Coding		
	- Recognition		
	– Synthesis		
	– Translation		
	Virtual reality, animation		
	Control		
	 Hard drive 		
	- Motor		



























































































Signal Processing	© Dr. D. M. Akbar Hussain	SBJERG
C code .c C compiler .asm Assembler .obj C function library Assembly code library Object code library	.out .bin Simulator Femulator Target hardware	
Block Diagram & Relation Software Developmen		47








Signal Proc	essing	© Dr. D. M. Akbar Hussain	PROPERTIES AND A CONTRACT OF A
	C62x/C64x CPU		
	Instruction fetch	Control register	
	Instruction dispatch		
	Instruction decode	Control logic	
and a second	Data path A Data path B	1000	1.11
and the second second	Register file A Register file B	Test	
	│ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Emulation	
	.L1 .S1 .M1 .D1 .L2 .S2 .M2 .D2	Interrupts	
Contraction of the local division of the loc		And the second second	
T	MS320C62x/C64x	CPU Core	1000
			51



Signal Proce	ssing			Wang ONLY ER
			© Dr. D. M. Akba	ar Hussain ^{Es} BJER ^G
L-unit	D-unit	S-unit	M-unit	
Bit count	Arithmetic	Constant	16-bit Multiply	
Logical	Logical	Bit field	16-bit Multiply	
Arithmeti	c Constant	Shifter	Galois multiplier	
Constant		Branch	Bit deal/shuffle	
Pack/unpa	ick	Compare	Shifter/rotate	
	[Pack/unpack		
	enhanced on C64x 0 nctional Ur	Only in C64x	2	
	ictional un	1115 107 0	2x & 04x	
	2000		12202	53



				© Dr.	D. M. Akbar Hussa	ain ^{Es} bje
ional eld	Optional field	Opcode field	Optional field	Operand field with one to four operands	Comment field	
	[B1]	MPY	. M	A0, A1, A2 ;		

Signa	l Pro	000	988	ing											P-BORG U	USITE!
										C) Dr. D.	M. Akb	ar Hus	sain	ESBJ	ERG
			-													100
				100								-				
Sector Sector																
10000	32-bits															
i i i i i i i i i i i i i i i i i i i	 32-0πs 	*		1												
	Inst. 1	p Ins	st. 2 p	Inst. 3	p Inst.	4 p	Inst. 5	Р	Inst. 6	Р	Inst. 7	<i>p</i> 1	nst. 8	Р		
						-										
		B	asi	ic Fo	rm	at	of F	et	ch l	Pa	ck	et				
1994 - C. 19																
The second second																
100	-															
and the second				100												
-																
															1000	56

	© Dr. D. M. Akbar Hussain								ssain	ESBJER				
Pipel	Pipelining of TMS320C6416:													
Fatal						CI	ock cy	cle	240					
Fetch packet	1	2	3	4	5	6	7	8	9	10	11	12	13	
п	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	E5			
n+1		PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	E5	1	
n+2		-	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	E5	
n+3				PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	
n+4	100				PG	PS	PW	PR	DP	DC	E1	E2	E3	
n+5	1.00					PG	PS	PW	PR	DP	DC	E1	E2	
<i>n</i> +6	July .					-	PG	PS	PW	PR	DP	DC	E1	
n+7								PG	PS	PW	PR	DP	DC	
<i>n</i> +8									PG	PS	PW	PR	DP	
n+9										PG	PS	PW	PR	
n+10											PG	PS	PW	

